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The Video Digitizer and Display System (VDDS) is an 5-100 Bus 
comp~tible visual image input/output device. Images from a video c~mera 
c~n be digitized and stored in the computer's memory with the Vi1eo 
Di~itizer Module (VDM). Equivalently, this is~ projection of a visual 
image into the computer or a means for computer vision. The CPU then 
accesses and manipulates individu~l picture elements (pixels) to an~lyze 
the image. The processed image may then be displayed on a cathode ray 
tube (CRT) monitor by the Display Generator Module (DGM). In addition, 
the user can point to and specify points on the image by use of a 
light-pen. The VDDS provides the tool by which the user can manipulate 
and display images with the aid of a computer. As a whole, the system 
is an effective interface to the real world and provides the user with a 
meaningful way of communicating with the computer. 
2 
The VDDS has a great deal of flexibility and some innovative 
features. The VDM and DGM both support two selectable display formats -
a 256 by 256 bit map format and a 128 by 128 gray scale format. The VDM 
has the option to transfer an image to any 9K sector of processor 
memory. The display memory of the DGM actually resi1es within CPU 
a1dressable memory, and may also be selected to some 9K sector in 
me!llory. This truly implements a "window" to memory which allows one to 
observe the dynamics of memory contents. It also allows un1isplayed 
portions of display memory to be used as normal programmable memory. By 
choosing i1entical 9~ sectors for both the VDM and DGM, the image is 
displayed as it is being digitized. This achieves an electronic version 
of a polaroid snapshot. The VDM also digitizes an image as a bit map or 
16 gray levels in a 512 by 512 density for a real-time video display. 
The DGM has a light-pen interface for interactive input by the user. 
The next section describes system architecture and design. 
Following sections describe the hardware operation and support software 
for the VDM and DGM. Also shown are samples of digitized and 
synthesized images generated by the VDDS. · The appendices contain 




As an image input/output device, the VDDS has two major functions 
to digitize/store images and display images. These functions are 
individually implemented by the VDM and DGM. The following sections 
describe the design objectives and the resultant system architecture. 
2.1 Goals and Constraints 
The following goals were established for the operation of the 
system in general: 
- a minimum amount cf CPU overhead and software 
needed fer operation 
- independent stand-alene operation of the VDM and DGM 
- various display formats including gray scale 
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In addition, the VDM was to be able to accept a wide variety cf video 
input sources. The DGM was also to have light-pen capability. The 
constraint was that the VDM and DGM each fit on a single prototype board 
for modularity. 
All of the requirements were satisfied to a high degree. The 
operation of the VDM requires no software. The DGM requires drivers for 
read/write access of individual pixels and light-pen operation. Both 
the VDM and DGM can operate independently without the other- they share 
no co~mon signals other than the S-100 Bus. The DGM may be used 
strictly as a display for computer graphics or even as an addressable SK 
me~ory segment. The VDM can be use1 for computer vision only, where an 
image may be transferre1 to a selectable ~K segment in memory and 
processed. Both the VDM and DGM support two image formats - a 256 by 
256 bit map image and a 128 by 128 image with 16 levels of gray. The 
VDM digitizes an NTSC video signal with random interlace, allowing it to 
use a wide range of devices producing such a signal. These include 
video cameras, video tape recorders, video discs, and commercial 
televisions. The DGM has a light-pen interface with 1ata and control 




From the CPU's point of view, the DGM is a programmable memory 
segment, while the VDM is a write-only DMA device. The digitized im~~e 
is transferred by direct-memory-access from the VDM to the DGM, or ~ny 
SK memory segment on an 9K boundary. The execution of the CPU is halted 
prior to the direct-memory-access, and resumed after. Thus, the image 
transfer into memory temporarily delays the action of the CPU. The 
1isplay refresh operation of the DGM occurs without any CPU intervention 
or overhead. Generating graphics on the DGM does require CPU execution 
of a program to access its display memory. 
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CHAPTER ) 
DISPLAY GENERATOR MODULE 
The next section describes the hardw~re in ~eneral and detail. 
The following section describes the support software. 
3.1 Hardware- Theory of Operation 
The block diagram of the DGM is shown in figure ).1.1 and the 
schematic in figures ).1.2, 3.1.), 3.1.4, and ).1.5. It consists of 
three major sections, the display memory and control, the video display 
controller, and the light-pen controller. These sections implement the 
three major functions of display generation, nisplay memory access, and 
interactive input with a light-pen. 
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Refer tc fi~ure ).1.1. In the video display controller, the 
video address generator produces scan line addresses and character 
addresses fer each scan line. These are fed tc the blanking generator 
and sync generator tc create blanking and horizontal/vertical sync 
signals. The display controller scans through the display memory, 
producing video data in byte wise serial fashion. This data is 
converted intc bit serial fcrm according tc the current mcde cf display 
by the parallel to serial converter. Together with blanking and sync, a 
composite video signal is generated. 
The display memory and ccntrcl section directs access cf the 
display memory tc either the video display controller or the CPU. The 
display controller has priority and normally has full ccntrcl, 
continuously scanning through display me~cry. Ccntrcl is given tc the 
CPU when it accesses any pcrticn cf the display memory. This interrupts 
the cperaticn cf the display refresh and spurious data is used as video 
data. The result is seen as ''flash" en the display. According tc the 
current mcde cf display, a two-to-cne multiplexer routes the appropriate 
video addresses tc the two-to-one address multiplexer of the display 
memory. Normally, the display memory also .receives these addresses. An 
address decoder determines whether the CPU accesses the selected 9K 
memory segment, and switches in the memory address lines. During 
refresh, the display memory is in read-cnly mode. When the CPU accesses 
it, data is read cr written according to the status and control signals 
en the S-100 BUS. 
1) 
The light-pen controller inputs light-pen data and status to the 
CPU. The light-pen is placed somewhere on the visible area of the CRT 
display and produces an impulse when the electron gun illuminates the 
phosphor underneath it. The light-pen interface converts the impulse to 
a TTL compatible strobe and stores the current video a1dresses into two 
light-pen registers. The light-pen is controlled by an enable switch. 
It's state and the strobe, horizontal blanking, and vertical sync are 
fed into the light-pen control register. The control and data registers 
are accessed by the CPU with input ports. 
3.1.1 Video Display Controller 
Refer to figure 3.1.2. A crystal derived 22.1184 megahertz clock 
is divided b~ four to produce the basic 5.53 megahertz dot rate 
frequency. This is the pixel frequency for the 256 by 256 bit map 
image. DO, D1, and D2 are the dot addresses for each character and are 
generated with ripple counter U). They address the dots in each eight 
bit block on an eight bit boundary. The five character addresses CO, 
C1, C2, C3, and C4 are produced by an eight bit synchronous counter made 
up of US and U9. They are used to address bytes in display memory at a 
.69 megahertz rate or every 1.45 microseconds. Note that they are 
clocked by D2 / to maintain proper sequencing of all eight dot and 
character addresses. The 44th character is decode1 to produce ~n end of 
scan line signal EOL to clear the character counter and begin a new 
14 
sequence for the next scan line. An eight bit synchronous counter made 
up of U10 and U11 generates the horizontal scan line addresses 10, 11, 
12, 1), 14, 15, 16, and 17. They are also clocked by D2/, but this is 
enabled only at the end of a scan line by EOL. After 256 scan lines or 
every 16.) milliseconds, the scan line counters are cleared with EOF. 
The dot/character addresses D2, CO, C1, C2, C3, and C4 and scan line 
addresses 10, 11, 12, 13, 14, 15, 16, and 17 are used to address the 
display memory. 
EOF signifies the end of a frame and triggers a monostable 
multivibrator U34. It produces a non-interlaced vertical sync with a 
negative pulse duration of 300 microseconds. Horizontal sync is 
obtained from decoding the )7th character which is 5).7 microseconds 
into the horizontal scan. It has the same period as EOL and a negative 
pulse duration of 4.5 microseconds. Horizontal and vertical sync are 
combined by U13 to generate composite sync. 
No vertical blanking is supplied, to maximize the amount of 
visible display on the top and bottom portion of the CRT. At best, only 
240 bit map scan lines or 120 gray scale rows are 
blanking is produced by two D flip flops, U14. 
for only 32 character times or 46.4 microseconds. 
visible. Horizontal 
Live display time lasts 
Specifically, it is a 
one DO cycle or 350 nanoseconds delayed version of the )2 character 
times sequenced by the character addresses CO, C1, C2, C3, and C4. For 
each scan line, the end of a sequence is signified by the positive edge 
of C5, which is used to reset the first flip flop. It is set at the end 
1 5 
of the scan line by EOL, i.e. just before the beginning of the next 
scan line. The output is delayed by the second flip flop by clocking it 
with a signal LOAD/, which has a positive edge one DO cycle delayed from 
transitions of CO. The display timing is shown in figure 3.1.6. 
Blanking during the time the CPU accesses the display memory is 
also done. This replaces the "flash" normally seen with a blank streak. 
The memory blank signal MBLANK / is triggered by the signal EN, 
signifying that the CPU is rea1ing from or writing into display memory. 
Horizontal and memory blanking are combined to produce an active low 
composite blanking signal. 
Refer to figure ).1.4. The parallel to serial conversion of 
bytes is done by means of shift registers. Selection of display mode is 
done with the switch SW 1. 
For a 256 by 256 bit map display, the byte is latched in a bit 
wise shift register U16 with LOAD. It occurs )50 nanoseconds after 
stabilizstion of video addresses, requiring the display memory to have a 
corresponding read access time. Refer to figure ).1.6. Since the dot 
addresses DO, D1, · and D2 are produced from ripple counters, there is 
significant delay between negative transitions of CLK and LOAD. 
Clocking the shift register with CLK would produce an elongated eighth 
pixel and shortened first pixel in each byte. Instea1, it is clocked 
with a three gate delayed ve~sion of CLK, CLK DELl. The serial video 
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For a 128 by 128 gray scale display, a four bit nibble shift 
register is used. The byte from display memory is loaded into U22 ?50 
nanoseconds after stabilization of the video addresses by the positive 
edge of D1. The display time of a gray scale pixel is 350 nanoseconds, 
twice that of a bit map pixel. The flat regions of D1/ are of such 
length, and switch in the most significant four bit nibble, followed by 
the least significant four bit nibble. This is done with a quad 
two-to-one multiplexer U24. Blanking and disabling gray scale pixel 
data is achieved by disabling the multiplexer. 
The same video output stage is used for both display modes. 
Composite sync is combined with serial video data to generate composite 
video using an emitter follower amplifier. Four bit data from the four 
bit nibble shift register is fed into a ladder D/A resistor network 
consisting of R9, R10, R11, and R12. The video data for both display 
modes are mixed together at the same point, but only one is active and 
the other is disabled. 
3.1.2 Display Memory and Control 
Refer to figure ).1.4. The display memory consists of eight 1K 
byte banks of 2142 memory chips. Each chip is organized as 1K by four 
bits and two are used for each bank to store the most significant and 
least significant four bits in a byte. All 16 memory chips share the 
18 
same 10 address lines, and those storing the upper and lower half bytes 
also share the respective four bit bi-directional data paths. 
Refer to figure 3.1.3. The 13 line two-to-one display memory 
address multiplexer is composed of quad two-to-one multiplexers U5, U6, 
and U7 and a single line multiplexer made from U20. 13 CPU address 
lines AO through A12 are applied on one input path. The output of the 
13 line video address multiplexer made from U25 and U26 is applied to 
the other input path. The display mode switch SW 1 selects the video 
address multiplexer. 
In the 256 by 256 bit map display mode, the character addresses 
CO, C1, C2, C3, and C4 are the five least significant video addresses. 
The scan line addresses 10, 11, 12, 13, 14, 15, 16, and 17 are the eight 
most significant video addresses. 32 eight bit bytes or 256 pixels are 
read out for each scan line. This occurs for 256 addressable scan lines 
for a 256 by 256 display. Due to vertical retrace, only 240 scan lines 
are seen at best. The memory access time required is at least 3~0 
nanoseconds with a cycle time of 1.45 microseconds. 
In the 128 by 128 gray scale display mode, the dot/character 
addresses D2, CO, C1, C2, C3, and C4 are the six least significant video 
addresses. The scan line addresses 11, 12, 13, 14, 15, 16, and 17 are 
the seven most significant addresses. Pairs of consecutive scan lines 
must be redisplayed to produce 128 rows. This is why 10 is not a video 
address. 128 four bit pixels per scan line requires 64 eight bit bytes 
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tc be rea1 cut tc display it. D2, a dot address, replaces LO as the 
13th address. The memory access time remains at 350 nanoseconds, but 
the memory cycle time is cut in half tc 700 nanoseconds. 
The upper three bits cf the display memory addresses are decoded 
by U17 tc produce eight 1K bank enables fer the display memory. The 
lower 10 bits are fed directly into the address bus cf the display 
memory. The selection cf the display memory address multiplexer is done 
with EN, signifying a display memory access by the CPU. U15 decodes the 
three most significant lines en the address bus tc determine the current 
8~ memory bank cf access. This is assured by checking that the current 
machine cycle is net the data transfer cycle cf an input/output 
instruction, where the device address appears en the address bus. 
Address select switch SW 2 locates the display memory tc a particular 8K 
bank en an SK boundary. 
Access by the CPU involves beth rea1 and write operations tc 
display memory. During a read, memory data is strobed cntc the data bus 
during PDBIN in the machine cycle which references memory. The data 
outputs cf the memory chips are disabled from driving the bi-directional 
data bus during the machine cycle when the CPU writes into display 
memory. This is accomplished by MEM-WRT-CYC. Later en during the 
machine cycle, the CPU data is strobed cntc the bi-directional data bus 
durin~ MWRITE. 
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3.1.3 Light-Pen Controller 
The light-pen interface is a high speed analog comparator U52. 
When light is incident on the photo-diode, it fires and a pulse HIT is 
produced. A network of D flip flops U5? generates the next positive 
transition of CLK, LP. The dot/character and scan line addresses are 
stable durin~ this time and are latched by two ei~ht bit li~ht-pen 
registers, U30 and U33. LP/ is a status bit which is polled to detect a 
li~ht-pen "hit". A light-pen enable switch is user controlled to 
disable the light-pen. HBLANK/ and VSYNC/ are status bits which are 
polled to find times when the display controller is not refreshing 
visible portions of the CRT. CPU accesses during these times do not 
cause noise and "flash" to appear. There are fixed input ports for 
light-pen data and control registers. Table ).1.1 gives the bit 
assignments for each port and their addresses. 
).2 Support Software 
The following sections describe the software drivers which use 
the DGM as a computer graphics output device. This includes readin~ and 
writing pixels and line drawing in both display modes. 
routines for ·both display modes are also given. 
Light-pen 
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TABLE 3.1.1 LIGHT-PEN REGISTER BIT DEFINITIONS 
CONTROL DATA DATA 
REGISTER REGISTER REGISTER 2 
address OF5H OF6H OF7H 
BIT 7 net used L7 C4 
BIT 6 net used L6 C3 
BIT 5 net used L5 C2 
BIT 4 net used L4 C1 
BIT 3 LP/ L3 co 
BIT 2 LPEN/ L2 D2 
BIT VSYNC/ L1 D1 
BIT 0 HBLANK/ LO DO 
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3.2.1 Pixel Read/Write Routines 
The pixel read/write routines accept as input the two dimensional 
coordinates cf the pixel, where the origin is assumed tc be at the 
bottom left corner cf the display. 
write operation and the pixel 
The mode byte specifies 
value tc be written. 
a read cr 
The 
coordinates are mapped into the correct byte in display memory, and 
pixel 
the 
appropriate bit cr nibble accessed. The routines are written in Z80 
assembly cede and are given in Appendix A. 
In the 256 by 256 bit map display mode, coordinate values lie in 
the range from zero tc 255. There are 65,536 addressable pixels en the 
display, where each is either black cr white. In the 128 by 128 gray 
scale display mode, coordinate values lie within the range from zero tc 
127. There are 16,384 addressable pixels en the display, where each may 
have one cf 16 gray levels. 
).2.2 Line Drawi~ Routines 
The line drawing routines accept as input the pixel coordinates 
cf the line endpoints and the line intensity. Again, the origin is 
assumed tc be at the bottom left corner cf the display. It uses a DDA 
algorithm tc compute the coordinates cf pixels en the line and calls the 
23 
pixel write routines. The routines are written in Z90 assembly cede and 
are given in Appendix B. 
).2.) Li~ht-Pen Routines 
The light-pen routines poll the ccntrcl register locking fer s 
light-pen hit. When a hit is detected, the light pen is checked tc see 
if it is enabled. If sc, the light pen data registers are read in and 
mapped into the correct pixel coordinates. The routines are written in 
ZBO assembly cede and are given in Appendix C. 
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CHAPrER 4 
VIDEO DIGITIZER MODULE 
The next section describes the hardw~re in general and detail. 
The fcllcwing section describes the necessary support scftw~re. 
4. 1 Hardware- Theory cf Operation 
The blcck diagram cf the VDM is shewn in figure 4.1 .1 and the 
schematic diagram in figures 4.1.2, 4.1.3, 4.1.4, an1 4.1.5. It 
consists cf twc majcr sections - the videc signal prccesscr and the DMA 
ccntrcllerr They implement the majcr functions cf A/D ccnversicn cf the 
videc signal and the transfer cf digitized videc data intc prccesscr 
memory. 
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FIG. 4.1.5 VDM A/D CONVERTER AND VIDEO GENERATOR 
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Refer to figure 4.1.1. In the video signal processor, horizontal 
and vertical synchronization signals fer the DMA controller are 
extracted from composite video by the sync separator. Edges in the 
video are enhanced by a high-pass filter and are amplified for A/D 
conversion. The threshold comparator samples 256 one bit ~ixels per 
scan line and the four bit A/D converter samples 129 four bit pixels per 
scan line. Extracted sync and digitized video are recombined to 
generate digitized video in real-time. 
Using vertical synchronization, the DMA controller generates a 
direct-memory-access write cycle during one video frame. It gains 
control of the S-100 Bus and writes sequential bytes of the digitized 
image in raster scan fashion. Two sets of addresses, memory write 
signals, and byte video data are generated for beth the 256 by 256 bit 
map and 128 by 128 gray scale digitization modes. Ccntrcllei by 
synchronization signals and a sampling clock, the dot/character and scan 
line address counters generate a fixed set of pixel addresses. Subsets 
of these addresses are used to sequence through an 8K memory block. 
From the 9K memory bank select, the higner order addresses are 
generated. Memory write signals are decoded from the dot/character 
addresses. Also decoded are the latch signals which assemble gray scale 
pixels into a byte with a nibble shift register. Bit map pixels are 
accumulated in a bit shift register. According to the digitization 
mode, the memory addresses, memory data, and memory write signals are 
switched onto the S-100 Bus. Control is relinquished to the CPU at the 
end of the video frame. 
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4.1.1 Videc Sign~l Prccesscr 
Refer tc figure 4.1.4. SW 5 provides termination cf the viiec signal if 
the VDM is at the end cf a daisy chain cf devices using it. Ccmpcsite 
sync is extracted using an amplifier stage made up 
high-pass filter removes hcrizcntal sync and 
cf Q1 and Q2. A 
triggers a mcncstable 
multivibratcr, U8. The result is a TTL compatible horizontal sync HSYNC 
with a 6.5 microsecond negative pulse. A lew-pass filter removes 
vertical sync and triggers a mcncstable multivibratcr, U9. The result 
is a TTL compatible vertical sync VSYNC with a .14 millisecond ne~~tive 
pulse. 
A simple high-pass filter made up cf C9 and R13 9nhances edges in 
the video. It is amplified by U1 to produce VIDEO and fed to a 
comparator network and a fcur bit AID converter. Three comparators U2, 
U3, and U4 "vote" as to whether VIDEO is higher than the threshold set 
by R17. The network made up of U6 and U7 produces the threshold 
comparator output COMP. It is a cne if any two of the three individual 
comparators votes a one. This reduces the effects of errcrs due tc a 
single comparator. 
Refer to figure 4.1.5. The fcur bit A/D converter consists of 
twc three bit A/D converters, one tc digitize the lower eight ~ray 
levels and another tc digitize the upper eight gray lev9ls. E~ch is a 
parallel realization, where there is a comparator fer all eight gray 
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levels an1 an encoder produces the three bit output. The resister 
ladder network R18 thrcu~h R34 establishes voltage thresholds fer all 16 
gray levels. The first gray level is set to .7 volts and the white 
level is adjustable with R34. It should be set fer a white vclta~e near 
3.7 volts, the peak voltage of the amplified video signal VIDEO. Fer 
four bit A/D output, the quad two-to-one multiplexer U42 selects the 
outputs of the three bit A/D converter fer the eight lower gr~y levels, 
with the most significant bit set to zero. The active lew overflew bit 
signifies that the gray level is between eight and 15. The multiplexer 
then selects the three bit output of the A/D converter fer the upper 
eight gray levels, with the most si~nificant bit set to one. Light 
emitting diodes display the state of each bit and are used fer 
monitoring purposes. 
In the real-time video generator, beth bit map and gray scale 
digitized video data are clocked at 10 megahertz by CLOCK*2 to produce 
512 pixels per scan line. Since the extracted vertical sync is 
interlaced, this produces a display with a resolution of 512 by 512. 
The outputs of the four bit A/D converter are clocked into a four bit 
register U19. Binary weighted resisters R51 through R54 converts gray 
scale pixel data proportionally to a voltage. SW 6 allows bits in each 
pixel to be disable, which creates some unusual displays. The output of 
the threshold comparator is clcckei into a D flip flop U47 and fed 
through a bandwidth cc~pensatcr made from U5, R59, and C16 followed by 
an attenuator. Switch SW 7 selects either four bit gray scale or bit 
map video data fer the display. Open collector inverters U5 add 
hcrizcnt~l and vertical sync tips tc the digitized video tc gener~te 
composite video. 
4.1.2 DMA Controller 
Refer tc figure 4.1.3. Depressing the snapshot switch ~i 4 
temporarily grounds · the negative going input cf a mcncstable 
multivibratcr U29, triggering it. Switch bounce is cancelled by the 
effect cf the charging capacitor C14. The resulting .1 millis9ccnd 
negative pulse is applied tc a synchronizer made up cf two D flip flops 
U28. It is disabled by the digitizaticn enable switch SW 2. If 
enabled, one flip flop is immediately set, and its output is clocked by 
VSYNC/ into the second flip flop. The effect is tc signal the next 
complete video frame. The synchronizer output HOLD is reset at the 
beginning cf the next frame, cr equivalently at the end cf the current 
frame. As the result, a held request is made tc the CPU fer 
direct-memory-access. It is acknowledged with PHLDA at the end cf the 
current CPU machine cycle. BUSEN gees high at the beginning cf the next 
2 clock cycle, indicating the availability cf the bus tc the VDM. The 
address and data bus together with all control and status signals are 
disabled from the CPU. SINP, SOUT, and SMEMR are set lew and ~wO set 
high, simulating a memory write cycle. 
figure 4.1.6. 
The timing is summariz~d in 
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Refer tc figure 4.1.2. A crystal derived 10 meg~hertz clock 
sign9.l CLOCK*2 is used as the sampling clock fer the real-time vHeo 
generator. It is divided by two tc produce the basic 5 meg9.hertz 
samplin~ clock, CLOCK. One period corresponds tc one bit map pixel 
sample time, two periods fer one gray scale pixel sample time. The 
dot/character addr~ss counters U25 and U26 are clcck~d by CLOCK/ tc 
maintain proper phase relationships between CLOCK and the eight 
dct/ch9.racter addresses DO, D1, D2, CO, C1, C2, C?, and C4. 256 cca~ts 
are m9.de fer each line. At the end cf the sequence, the counter leads 
itself with ones tc preserve the last address (255), before being 
cle9.red. This ensures the aidress is stable fer the l9.st byte cf the 
sc9.n line written into memory. A mcncstable multivibratcr U29 is 
triggered by HSYN~ tc produce DELAY/. Its negative pulse width is 
adjustable with R45. The dot/character address cca~ters remain cleared 
during the pulse, resulting in an adjustable left margin en the display 
where tc begin digitizing. The timing is summarized in figure 4.1.7. 
The scan line addresses LO, L1, L2, L3, 14, L5, L6, and L7 ar~ 
generated by the scan line address counters U21 9.nd U22, which are 
clocked by HSYNC/. The last address in the sequence (~55) is also 
preserved by leading ones into the counter. The counters remain cle9.red 
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The gK bank select switch SW 1 is applied tc a three bit encoder 
tc generate the upper three address bits cf the 9K me~cry se~ment. A 
subset cf the dot/character and scan line addresses are used tc sequence 
through memory, depending en the selected digitizaticn mode. 
In the 256 by 256 bit map digitizaticn, the five dot/character 
aidresses CO, C1, C2, C?, and C4 ~ccess 32 bytes cf me~cry per scan 
line. The remaining eight most significant addresses are the scan line 
addresses 10, 11, 12, 1?, 14, 15, 16, and 17. In the 128 by 129 gray 
scale digitizaticn, the six dot/character ~dresses D2, CO, C1, C2, C?, 
and C4 access 64 bytes cf me~cry per scan line. The remaining seven 
most significant addresses are the scan line addresses 11, 12, 13, 14, 
15, 16, and 17. This address set differs from that fer a bit map 
digitizaticn with the inclusion cf D2, and the elimination cf LO. The 
effect is that the memory write cycle time is cut in half, demanding 
mere cf me~cry performance. Also, each cf the 128 rows is written 
twic~, which finally contains digitized viiec data cf the cdd scan line. 
Address selection is achieved with the digitizaticn mode switch SW 3, 
using quad twc-tc-cne multiplexers U37 and U38. The memory address is 
driven cntc the bus during the frame cf digitizaticn. 
Refer tc figures 4.1.2 and 4.1.3. In the 2?6 by 256 bit map 
digitizaticn mode, the serial stream cf bit map video data is asse~bled 
in an eight bit shift register U31. Quad twc-tc-cne multiplexers U?2 
and U33 switch its contents into a buffer U34. It drives the data bus 
during a frame digitizaticn. The write signal is a 200 nancseqcnd 
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negative pulse, which occurs during the seventh period cf CLOCK after a 
transition cf CO. It is produced by decoding D2, D1, and DO/ and has a 
period cf eight CLOCK cycles cr 1 .6 microseconds. The byte address has 
been stable fer seven CLOCK cycles prier tc the write. The byte written 
contains bit map pixels sampled by the eight previous positive CLOCK 
transitions. The timing is shewn in figure 4.1.8. 
In the 128 by 128 gray scale digitizaticn mode, the output cf the 
four bit A/D converter is assembled into byte form with a nibble shift 
register made up cf twc four bit registers, U35 and U36. Four bit 
digitized video data is alternately strobed into the feu~ bit register 
fer the most significant nibble and the least significant nibble. The 
high nibble strcbe has a clocking action cne CLOCK cycle after a D2 
transition, and the lew nibble strobe has a clocking action three CLOCK 
cycles after a D2 transition. Each has a cycle time equal tc the sample 
time cf cne gray scale pixel, twc CLOCK cycles cr 400 nanoseconds. The 
byte assembled by the nibble shift register is switched by multiplexers 
U32 and u;; tc a buffer U34. It drives the data bus during a frame 
digitizaticn. The write signal is a 100 nanosecond negative pulse which 
occurs during the first half cf the fourth CLOCK cycle after a D2 
transition. This allows an address setup time cf three CLOCK cycles cr 
600 nanoseconds. It is produced by decoding DO, D1, and CLOCK/ and has 
a cycle time cf four CLOCK cycles. cr 900 nanoseconds. The timing is 




Shewn in figure 5.1 is an example of the use of the DGM fer 
computer graphics. Because of the different memory to display 
techniques between bit map and gray scale displays, it has an 
interestin~ dual when displayed as a gray scale image. See fi~ure 5.2. 
~early identical mirror images appear en left and right. This is 
because 54 bytes are displayed per row in the gray scale image, as 
compared to ~2 bytes fer the bit map image. ~NO consecutive bit map 
rows (scan lines), which are nearly the same, are displayed en the sa~e 
row in a gray scale display. 
Examples of threshclded bit map images are shewn in figures 5.3 
·and 5.4. Shewn in fi~ures 5.5 and 5.6 are examples of gray scale 
digitized images. In all cases, images were di~itized by the VDM from a 
video camera and transferred directly to the DGM. 
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FIG. 5.1 PrR!rB - SYNTHESIZED BIT i·L\P DHGE 
FIG. 5.2 PrRNG -DUAL G!\AY SCALE IMAG~ 
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FIG. 5.3 SPAD -DIGITIZED BIT MAP IMAGE 
FIG. 5.4 RIDE - DIGITIZED BIT MAP D.~AGE 
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FIG. 5.5 CHIN - DIGITI~ED GRAY SCALE ~AGE 




The videe input/eutput system censistin~ ef the VD~ and DGM is a 
pewerful and versatile man-machine interface fer the S-100 Bus. It uses 
ccmmcnly available ccmpcnents and is very ccst effective. It is even 
mere attractive frcm a performance ever ccst pcint cf view. 
It was carefully designed te give a wide amcunt cf flexibility. 
Beth mcdules can werk stand-alene, independent cf the ether. The DGM 
can be used as a cemputer graphics cutput device, and even as 
relccatable memery. The VDM supplies the ccmputer with visicn input. 
Tcgether, they implement an electronic pclarcid camera, allcwing cne te 
instantaneeusly see a snapshct cf an image. Beth mcdules suppcrt twc 
display densities with cempatible pixel stcrage fermats. In a1ditien, 
the VDM has the unique feature ef generating real-time vi1ec fer 
menitcring purpcses. 
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A tremendeus ameunt ef further werk is pessible, mestly seftw~re 
and seme hardw~re. The high-pass filter in the viiee signal precesser 
ef the VDM may be replaced by . mere cemplex filters. The thresheld 
cemparater currently uses a fixed threshold. Image di~itization by 
dithering is achieved with a time varying threshold generated by a D/A 
converter. Its inputs are appropriately decoded dot/character 
addresses. 
The major avenue open to work is seftware. A cemprehensive 
computer graphics package with interactive use of a light-pen can be 
written. Programs can be written te synthesize twe dimensienal imagery, 
such as computer art. On the ether si1e, areas in image precessing, 
pattern recegnitien, and cemputer visien can be explered by analyzing 
digitized images. Examples include the tracking ef meving ebjects, 
ima~e enhancement, and character recegnitien. The camer~ may be used as 
a pseude pad digitizer fer interactive graphic design and illustratien. 
The VDDS will be used in the Z-80 based S-100 Bus system ef 
ADSL's mebile rebet. It currently has physical centact feeiback and 
ultrasenic sensers. The VDDS new gives it visien capability. The rebet 
may find an ebject using visien, leek ente it with ultrasenic sensers, 
and verify its presence with tactile sensers. It may be pcssible te use 
visien exclusively fer sensing and determining the lecatien ef ebjects. 
Steree views are require1, necessitating a seoend camera and VDM. 
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APPENDIX A 


























































ST • SOURCE STMT 
MOSTEK FLP-80 ASSEMBLER V2 . 1 PAGE 0001 










EQU VIDB+2000H/256 ;VIDEO BUFFER BASE ADDRESS ;MOST SIGNIFICANT BYTE OF BASE 















PIXEL READ/WRITE ROUTINE FOR 256 BY 256 BIT MAP DISPLAY 
THE ORIGIN IS ASSUMED TO BE IN THE BOTTOM LEFT CORNER 
OF THE DISPLAY . THE PIXEL COORDINATES C0-255) ARE SETUP 
IN <XPIX>,<YPIX>. THE <MODEP> BYTE SPECIFIES A PIXEL 
READ OR WRITE. IN A READ, THE PIXEL IS RETURNED IN 
<RPIX> 
<MODEP> BIT DEFINITIONS: 
BIT 0 O=READ 1=WRITE 
BIT 1 O=WRITE BLACK PIXEL l=WRITE WHITE PIXEL 





















































;SAVE ALL REGISTERS AND FLAGS 
;HL = 255 - y 
; HL = (255 - Y>•32 
;SAVE X IN B 
;A = X/8 
= SCAN LINE ADDRESS OF PIXEL 
;BYTE OFFSET ON SCAN LINE 



































































ST # SOURCE STMT 
MOSTEK FLP-80 ASSEMBLER V2.1 PAGE 0002 





























































WTPIX BIT 1,B 
JP NZ,WTPIXO 
WTPIX1 OR C 





RDPIX AND C 
LD ( RDP I X ) , A 




. POP BC 
POP AF 
RET 
;HL = BYTE ADDRESS 
;GET X 
;BIT# OF PIXEL IN BYTE 
;IX POINTS TO BYTE WITH A 1 IN PIXEL'S BIT POS 
;GET PIXEL MODE BYTE 
;GET PIXEL BYTE 
;GET FOR PIXEL READ OR WRITE 
;TEST FOR PIXEL INTENSITY 
;OR A 1 INTO PIXEL'S BIT POSITION 
;WRITE THE PIXEL BYTE 
;AND A 0 INTO THE PIXEL'S BIT POSITION 
;STORE PIXEL 
;RESTORE REGISTERS AND FLAGS 
ROUTINE TO READ AND WRITE PIXELS IN 128 BY 128 16 
LEVEL GRAY SCALE DISPLAY 
THE ORIGIN IS ASSUMED TO BE AT THE BOTTOM LEFT CORNER OF 
THE DISPLAY. THE PIXEL COORDINAtES (0-127) ARE SETUP IN 
<XPIX>,<YPIX>. THE <MODEP> BYTE IS SET TO INDICATE A PIXEL READ 
OR WRITE. IN A READ, THE PIXEL INTENSITY IS RETURNED IN 
<RPIX> 
<MODEP> BIT DEFINITIONS: 













































ST • SOURCE STMT 
MOSTEK FLP-80 ASSEMBLER V2 . 1 PAGE 0003 
DATASET= DK1:PIXRW . SRC£11 09- AUG-81 
0094 ; BIT 1-3 RESERVED FOR FUTURE USE 
009~ ; BIT 4-7 PIXEL INTENSITY 
0096 ; 
0097 GRVPIX PUSH AF 
0098 PUSH BC 
0099 PUSH DE 
0100 PUSH HL 
0101 PUSH IX 
0102 PUSH IV ;SAVE REGISTERS AND FLAGS 
0103 LD A,<VPIX> ;GET V 
0104 NEG 
010~ LD B,127 
0106 ADD A,B 
0107 LD L,A 
0108 LD H,O ;DE = 127 - V 
0109 ADD HL,HL 
0110 ADD HL,HL 
0111 ADD HL,HL 
0112 ADD HL , HL 
0113 ADD HL,HL 
0114 ADD HL,HL ;HL = <127 - V>•64 
011~ LD A,<XPIX) 
0116 1-D C,A ;SAVE X IN C 
0117 SRL A 
0118 LD E, A 
0119 LD 0,0 
0120 ADD HL,DE ;HL = (127 - V>•64 + X/2 
0121 • ; = BYTE OFFSET IN VIDEO BUFFER 0122 LD DE,VIDB 
0123 ADD HL , DE ;HL = BYTE ADDRESS OF PIXEL 
0124 LD A, <HL> ;GET PIXEL BYTE 
012~ LD B,A ;SAVE PIXEL BYTE 
0126 LD A, <MODEP> ;GET PIXEL MODE BYTE 
0127 BIT O,A ;TEST FOR PIXEL READ OR WRITE 
0128 JP Z,RDGRV 
0129 WTGRV BIT O,C ;TEST IF X IS ODD OR EVEN 
0130 WLONIB JP NZ,WHINIB 
0131 SRL A 
0132 SRL A 
0133 SRL A 
0134 SRL A ;SHIFT PIXEL INTENSITY INTO LOWER NIBBLE 
013~ LD C,A ;SAVE PIXEL INTENSITY 
0136 LD A,B ;GET PIXEL BYTE 
0137 OR OFH ;SET PIXEL TO ALL 1'S 








































































ST • SOURCE STMT 
MOSTEK FLP-80 ASSEMBLER V2.1 PAGE 0004 

















































WRITE AND C 
LD (HU, A 
JP GRYFIN 
LD A,B 
ROORY BIT O,C 
JP NZ,RHINIB 
RLONIB AND OFH 
LD <RPIX), A 
JP GRYFIN 




LD <RPIX), A 





















;CLEAR LOWER 4 BITS 
;SAVE PIXEL INTENSITY 
;GET PIXEL BYTE 
;SET PIXEL TO ALL 1 'S 
;SET PIXEL INTENSITY 
; WR I TE P) XEL 
;GET PIXEL BYTE 
;TEST IF X IS ODD OR EVEN 
;STORE PIXEL IN RPIX 
;SHIFT HIGH NIBBLE INTO LOWER NIBBLE 
;RESTORE REGISTERS AND FLAGS 
;PIXEL MODE BYTE 
;PIXEL X-COORDINATE 
;PIXEL Y-COORDINATE 
;PIXEL VALUE ON RETURN 
;BIT TABLE FOR BITMAP PIXEL 













































































ST • SOURCE STMT 
MOSTEK FLP·80 ASSEMBLER V2.1 PAGE 0001 


































































;BIT MAP PIXEL RE~ WRITE ROUTINE 
;GRAY SCALE PIXEL r AD/WRITE ROUTINE 
;PIXEL X-COORDINATI 
; PIXEL Y -COORI I 'lATE. 
;PIXEL MODE B" Tt: 
ROUTINE TO DRAW LINE IN 2~6 BY 2~6 BIT MAF DISPLAY 
THE ORIGIN IS ASSUMED TO BE AT THE LEFT BOTTOM CORNER OF THE 
DISPLAY. THE PIXEL COORDINATES OF THE LINE ENDPOINTS (0-2~~) 
ARE SETUP IN <XA>,<YA> AND <XB>,<YB>. THE <MODEL> BYTE 
SPECIFIES THE LINE INTENSITY. 
<MODEL> BIT DEFINITIONS: 
BIT 0 O=BLACK LINE 1=WHITE LINE 
BIT 1·7 RESERVED FOR FUTURE USE 






LD A, <XB> 
LD D,A 
LD A, <YB> 
LD E,A 
LD A, CXA) 
SUB D 
JP C,BSECT4 
BSECTO LD L,O 
JP BYTST 
BSECT4 LD L,4 
NEG 
BYTST LD B,A 
LD A, <YA> 
SUB E 
JP NC,BXYTST 
;SAVE REGISTERS AND FI.Al 
; GET COORD I NATES OF 1 ·I NT B 
;A = XA - XB 
;XB > XA? 
;XB <= XA 
;A = XB · XA 
;SAVE X-SPAN 





























































































ST • SOURCE STMT 
MOSTEK FLP-80 ASSEMBLER V2.1 PAGE 0002 































































LD A, (HU 
LD (X I NCO) , A 
INC HL 




LD (X INC 1 ) , A 
INC HL 









LD A, ( MODEU 
BIT O,A 
JP NZ,BLKLIN 
SET 1, A 
JP SETMOD 




; Ll NE Y-SPAN 
;SAVE LINE Y-SPAN 
;X-SPAN > Y-SPAN? 
;Y-SPAN >= X-SPAN 
;SAVE <DE) = (XB VB) 
<BC) = (X-SPAN Y-sp~,N) 
;TABLE OFFSET = SECTOR*4 
;INDEX INTO MOVE INCRMENT TABLE 
;X INCREMENT FOR MOVE 0 
;Y INCREMENT FOR MOVE 0 
;X INCREMENT FOR MOVE 
;Y INCREMENT FOR MOVE 
;INITIALIZE TA=O 
;INITIALIZE TO= -(X/~) 
; <HL) :o <TA TO) 
; ( DE ) = ( XA Y A ) 
;GET LINE MODE BYTE 
;TEST FOR LINE INTENSITY 
;DRAW WHITE LINE 
;DRAW BLACK LINE 
;PIXEL WRITE MODE 
;SET PIXEL MODE BYTE 









































































ST • SOURCE STMT 
MOSTEK FLP - 80 ASSEMBLER V2 . ~AGE 0003 



































































LD HL, ( Y I NC 1 ) 












; POINTER TO XPIX 
;POINTER TO YPIX 
; SETUP PIXEL COORD INA n.~ 
;WRITE PIXEL 
;X = X-SPAN? 
; IF SO, LINE IS DRAWN 
; COUNTER ON STACK 
;TA = TA + Y 
; A = TA + TO 
; (TA TO) ON STACK 
; (Hl> = (XINCO YINCO) 
; TO = TO - X 
; (TA TO) ON STACK 
;(HL> = (XINC1 YINC1> 
;COMPUTE COORDINATES OF NEXT PIXEL 
; RESTORE <TA TO> 
;RESTORE COUNTER 
;RESTORE REGISTERS AND FLAGS 
ROUTINE TO DRAW LINE IN 128 BY 128 16 LEVEL OF GRAY 
SCAI .E DISPLAY 
THE ORIGIN IS ASSUMED TO BE AT tHE LOWER BOTTOM CORNER 
OF THE DISPLAY. THE PIXEL COORDINATES OF THE LINE 
ENDPOINTS ARE SETUP IN <XA>,<YA> AND <XB>,<YB>. THE 
<MODEL> BYTE SPECIFIES THE LINE INTENSITY. 























































































ST • SOURCE STMT 
MOSTEK FLP-80 ASSEMBLER V2.1 PAGE 0004 
DATASET = DK1;LDRAW .SRCl1l 09-AUG-81 
0140 ; BIT 0-3 RESERVED FOR FUTURE USE 













































LD A, CYB> 
AND 7FH 
LD E,A 























;SAVE REGISTERS AND FIA~ ; 
;MODULO 128 
;MODULO 128 
;GET COORDINATES OF ~ 
;MODULO 128 
;A = XA - XB 
;XB > XA? 
;XB <= XA 
;A = XB - XA 
;SAVE X-SPAN 
;Mr!DULO 128 
;A = VA - VB 
;LINE Y-SPAN 
;SAVE LINE Y-SPAN 
;X-SPAN > Y-SPAN? 





;SAVE CDE) = 













;TABLE OFFSET = SECTOR•4 
\.11 
m 
DRAW MOSTEK FLP-80 ASSEMBLER V2.1 PAGE 0005 
ADDR OBJECT ST • SOURCE STMT DATASET= DK1;LDRAW. SRC[1l 09-AUG-81 
OOFA 19 0186 ADD HL,DE ;INDEX INTO MOVE INCRMENT TABLE 
OOFB 7E 0187 LD A, CHU 
OOFC 326601. 0188 LD CXINCO>,A ;X INCREMENT FOR MOVE 0 
OOFF 23 0189 INC HL 
0100 7E 0190 LD A, CHU 
0101 326501. 0191 LD C Y I NCO) , A ;Y INCREMENT FOR MOVE 0 
0104 23 0192 INC HL 
0105 7E 0193 LD A, CHU 
0106 326801. 0194 LD CXINC1>,A ;X INCREMENT FOR MOVE 
0109 23 0195 INC HL 
010A 7E 0196 LD A, CHU 
010B 326701' 0197 LD C Y I NC 1 ) , A ;Y INCREMENT FOR MOVE 
010E 2600 0198 LD H,O ;INITIALI~E TA=O 
0110 78 0199 LD A,B 
0111 CB3F 0200 SRL A 
0113 ED44 0201 NEG ;INITIALIZE TO= -CX/2) 
0115 6F 0202 LD L,A ; CHU = CTA TO) 
0116 2A6101' 0203 LD HL,CYA> 
0119 EB 0204 EX DE,HL ; C DE ) = C XA Y A ) 
011A 3A6001' 0205 LD A,CMODEI..) ;GET LINE MODE BYTE 
011D CBC7 0206 SET O,A ;PIXEL WRITE MODE 
011F 320000' 0207 LD CMODEP>,A ;SET PIXEL MODE BYTE 
0122 3EOO 0208 LD A,O ;INITIALIZE COUNTER TO 0 
0124 DD210000' 0209 LD IX,XPIX ;POINT~R TO XPIX 
0128 FD210000 ' 0210 LD IY,YPIX ;POINTER TO YPIX 
012C DD7200 0211 GGO LD CIX+O),D 
012F FD7300 0212 LD C IY+O), E ;SETUP PIXEL COORDINATES 
0132 CDFFFF 0213 CALL GRYPIX ;WRITE PIXEL 
0135 B8 0214 CP B ;X = X-SPAN? 
0136 CA5701' 0215 JP Z,GLNFIN ;IF SO, LINE IS DRAWN 
0139 3C 0216 INC A 
013A F5 0217 PUSH AF ;COUNTER ON STACK 
013B 79 0218 LD A,C 
013C 84 0219 ADD A,H 
013D 67 0220 LD H,A ; TA = TA + Y 
013E 85 0221 ADD A,L ; A = TA + TO 
013F FA45»01' 0222 JP M,GMOVE1 
0142 E5 0223 PUSH HL ;CTA TO) ON STACK 
0143 2A6501' 0224 LD HL,CYINCO) ;CHL) a CXINCO YINCO) 
0146 C35001' 0225 JP GINCR 
0149 7D 0226 GMOVE1 LD A,L 
014A 90 0227 SUB B 
014B 6F 0228 LD L,A ;TO = TO - X 
014C E5 0229 PUSH HL ;CTA TO> ON STACK 



































MOSTEK FLP-80 ASSEMBLER V2.1 PAGE 0006 
ST • SOURCE STMT DATASET= DK1;LDRAW .SRC[1l 09-AUG - 81 
0232 GINCR ADD HL,DE 
0233 EX DE,HL ; COMPUTE COORDINATES OF NEXT PIXEL 
0234 POP HL ; RESTORE (TA TO) 
0235 POP AF ;RESTORE COUNTER 
0236 JP GGO 
0237 GLNFIN POP IV 
0238 POP IX 
0239 POP HL 
0240 POP DE 
0241 POP BC 
0242 POP AF ;RESTORE REGISTERS AND FLAGS 
0243 RET 
0244 ; 
0245 l INPUT PARAMETER STORAGE 
0246 : 
0247 MODEL DEFB 0 ;MODE BYTE FOR LINE DRAWING 
0248 VA DEFB 0 ;¥-COORDINATE OF B ENDPOINT ON LINE 
0249 XA DEFB 0 ;X-COORDINATE OF B ENDPOINT ON LINE 
0250 VB DEFB 0 ;¥-COORDINATE OF A ENDPOINT ON LINE 
0251 XB DEFB 0 ;X-COORDINATE OF A ENDPOINT ON LINE 
0252 ; 
0253 ; LINE I NCREf'1ENTS 
0254 ; 
0255 YINCO DEFB 0 ;X INCREMENT OF LINE - MODE 0 
0256 XINCO DEFB 0 ;Y INCREMENT OF LINE - MODE 1 
0257 YINC1 DEFB 0 ;Y INCREMENT OF LINE - MODE 1 
0258 XINCl DEFB 0 ;X INCREMENT OF LINE - MODE 1 
0259 : 
0260 ; MOVE INCREMENT TABLE 
0261 . 
• 0262 INCTAB DEFB -1,0,-1,-1 
0263 DEFB 0,-1,-1,-1 
0264 DEFB -1,0,-1,1 
0265 DEFB 0, 1 , - 1 , 1 
0266 DEFB 1 , 0, 1 , - 1 
0267 DEFB 0,-1,1,-1 
0268 DEFB 1 , 0, 1 , 1 















































ST • SOURCE STMT 
MOSTEK FLP-80 ASSEMBLER V2. PAGE 000 































;LIGHT-PEN CONTROL REGISTER 
;DOT/CHARACTER LIGHT-PEN REGISTER 
;SCAN LINE LIGHT-PEN REGISTER 



















IN A, ( LREGU 
LD (LADD),A 
;GET LIGHt-PEN STATUS 
;TEST FOR LIGHT-PEN HIT 
;GOT A Hit - TEST IF LIGHT-PEN ENABLED 
;GET DOT/CHARACTER ADDRESS 
;STORE AWAY 
;GET SCAN LINE ADDRESS 
;STORE AWAY 
002!5 * FOR 2!56 BY 2!56 BIT MAP DISPLAY MODE - CALL BPCMAP 
0026 * FOR 128 BY 128 GRY SCL DISPLAY MODE - CALL GPCMAP 
0027 * 












VIDEO ADDRESS TO PIXEL COORDINAtE MAPPING FOR 2!56 BY 2!56 
BIT MAP DISPLAY 
ORIGIN IS ASSUMED TO BE AT THE BOTTOM LEFT CORNER OF THE 
DISPLAY. LIGHT PEN REGISTERS ARE SETUP IN <CADD>,<LADD> 













LD (YPIX), A 
LD A,(CADD) 
LD (XPIX), A 
RET 
;YPIX = (2!5!5 - LADD) 
;GET DOT/CHARACTER ADDRESSES 




























ST • SOURCE STMT 
MOSTEK FLP-80 ASSEMBLER V2.1 PAGE 0002 
























VIDEO ADDRESS TO PIXEL COORDINATE MAPPING FOR 128 BY 128 
16 LEVEL OF GRAY SCALE DISPLAY 
ORIGIN IS ASSUMED TO BE AT THE BOTTOM LEFT CORNER OF THE 
DISPLAY . LIGHT PEN REGISTERS AR£ SETUP IN <CADD>,<LADD> 
PIXEL COORDINATES ARE RETURNED IN <XPIX>,<YPIX> (0-127) 
GPCMAP LD A,(LADD) ;GET SCAN LINE ADDRESSES 






LD (XPI X), A 
RET 
;YPIX a 127 - <LADD/2) 
;GET DOT/CHARACTER ADDRESSES 
;THROW AWAY LSB 
;XPIX ,. CADD/2 










;SCAN LINE ADDRESSES 
0'\ 
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